Arkaprava Basu

Arkaprava Basu

Researcher at AMD Research

Location
Madison, Wisconsin Area
Industry
Research

As a LinkedIn member, you'll join 300 million other professionals who are sharing connections, ideas, and opportunities.

  • See who you and Arkaprava Basu know in common
  • Get introduced to Arkaprava Basu
  • Contact Arkaprava Basu directly

View Arkaprava's full profile

Arkaprava Basu's Overview

Current
  • Research professional at AMD Research
Past
  • Software Enginner - Development at Sybase
Education
Connections

156 connections

Websites

Arkaprava Basu's Summary

I am broadly interested in computer architecture research. I enjoy exploring new ideas in OS-hardware interfaces for both performance and energy efficiency.
Lately I have been finding it interesting to revisit virtual memory management in the context of emerging big-memory applications, need for better energy efficiency and also with emerging NVM technologies as potential DRAM replacement.

Arkaprava Basu's Experience

Research professional

AMD Research

Public Company; 10,001+ employees; AMD; Semiconductors industry

January 2013Present (1 year 9 months)

Educational Institution; 10,001+ employees; Higher Education industry

August 2008December 2013 (5 years 5 months)

Perusing PhD in Computer Sciences ( Focus in Computer Architecture)

Co-op Engineer ( at AMD Research)

AMD

Public Company; 10,001+ employees; AMD; Semiconductors industry

May 2010December 2010 (8 months)

Research intern

IBM Research India

Public Company; 10,001+ employees; IBM; Information Technology and Services industry

April 2008June 2008 (3 months) Bangalore, India

Worked on new policies for last-level-cache management.

Software Enginner - Development

Sybase

Public Company; 10,001+ employees; SY; Computer Software industry

August 2007March 2008 (8 months)

Arkaprava Basu's Patents

  • Virtual Memory Management System with Reduced Latency

    • United States Patent Application 13/749334
    • Filed January 24, 2013
    Inventors: Arkaprava Basu, Mark D. Hill, Michael M. Swift
  • Region based Cache Replacement Policy Utilizing Usage Information

    • United States Patent Application 13/173441
    • Filed June 30, 2011
    Inventors: Arkaprava Basu, Bradford M. Beckmann, Steven K. Reinhardt
  • Dual-granularity State Tracking for Directory-based Cache Coherence

    • United States Patent Application 13/275538
    • Filed October 18, 2011
    Inventors: Arkaprava Basu, Bradford M. Beckmann, Steven K. Reinhardt
  • Region Privatization in Directory-based Cache Coherence

    • United States Patent Application 13/234855
    • Filed September 16, 2011
    Inventors: Arkaprava Basu, Bradford M. Beckmann, Steven K. Reinhardt
  • Scheduling-Policy-Aware DRAM Page Management Mechanism

    • United States Patent Application 13/112617
    • Filed May 20, 2011
    Inventors: Arkaprava Basu, Bardford M. Beckmann, Steven K. Reinhardt

Arkaprava Basu's Publications

  • Reducing Memory Reference Energy with Opportunistic Virtual caching

    • ISCA'12: 39th International Symposium on Computer Architecture
    • June 2012
    Authors: Arkaprava Basu, Mark D. Hill, Michael M. Swift

    This works aims to reduce energy overhead due to address translation through selective use of energy-efficient virtual caching using OS-architecture coordinated virtual memory management.

  • Efficient Virtual Memory for Big Memory Servers

    • ISCA'13: 40th International Symposium on Computer Architecture
    • June 2013
    Authors: Arkaprava Basu, Jayneel Gandhi, Jichaun Chang, Mark D. Hill, Michael M. Swift

    This work aims to reduce address translation latency for big memory workloads. It enables bypassing conventional page-based virtual memory management for regions of memory that needs less flexibility.

  • Karma: Scalable Deterministic Record-Replay

    • ICS'11: International Conference on Supercomputing
    • June 2011
    Authors: Arkaprava Basu, Jayram Bobba, Mark D. Hill

    This work enables fast, parallel hardware deterministic record-replay for multi-threaded programs.

  • Scavenger: A New Last Level Cache Architecture with Global Block Priority

    • MICRO'07: 40th International Symposium on Microarchitecture
    • December 2007
    Authors: Arkaprava Basu, Nevin Kirman, Meyrem Kirman, Mainak Chaudhuri, Jose F. Martinez

    This work introduces a new last-level cache management to reduce off-chip accesses.

Arkaprava Basu's Skills & Expertise

  1. Computer Architecture
  2. Python
  3. C++
  4. C
  5. Simulation
  6. Computer Science
  7. Cache Coherency
  8. Virtual Memory
  9. Memory Management
  10. High Performance Computing

Arkaprava Basu's Education

University of Wisconsin-Madison

PhD, Computer Sciences

20082013

Contact Arkaprava for:

  • career opportunities
  • new ventures
  • expertise requests
  • reference requests
  • getting back in touch

View Arkaprava Basu’s full profile to...

  • See who you and Arkaprava Basu know in common
  • Get introduced to Arkaprava Basu
  • Contact Arkaprava Basu directly

View Arkaprava's full profile

Not the Arkaprava Basu you were looking for? View more »