FPGA/CPLD Design Group
Group for People Involved In the Design and Verification of FPGA's, and CPLD's to Exchange Idea's and Techniques.(The focus is more on FPGA/CPLD in the product as opposed to FPGA's solely as a way to an ASIC)VHDL / Verilog / ABEL / Xilinx / Altera / Actel / Lattice / Atmel, Mentor, Cadence, Synopsys
By registering to be a member of the FPGA/CPLD Design Group group, you consent to have your name and your email address be accessible by the official representative of the FPGA/CPLD Design Group group, and to be identified as a FPGA/CPLD Design Group group member in your profile and the LinkedIn search results. If you do not wish to give such consent, please do not register.
Not a user? You may have been sent a link that is only for our users. Joining LinkedIn takes just a moment.
